ANALOG DEVICES

Single Channel, 1% Resistor tolerance, 1024/256-Position Digital Variable Resistor

Preliminary Technical Data

AD5270/AD5271

FEATURES

Single-channel, 1,024/256-position resolution 20 k Ω , 50 k Ω and 100 k Ω nominal resistance Calibrated 1% Nominal Resistor Tolerance Multiple-time programmable set-and-forget resistance setting allows 50 time permanent programming Rheostat mode temperature coefficient: 35 ppm/°C 2.7V to 5.5V single-supply operation $\pm 2.5V$ to $\pm 2.75V$ dual-supply operation for AC or Bipolar Operations SPI compatible interface Wiper setting readback Power-on refreshed from 50-TP memory Thin LFCSP(SON)-10 (3 mm x 3 mm x 0.8 mm) package Compact MSOP-10 (3 mm × 4.9 mm x 1.1mm) package

APPLICATIONS

Mechanical potentiometer replacement Instrumentation: gain, offset adjustment Programmable voltage to current conversion Programmable filters, delays, time constants Programmable power supply Sensor calibration


GENERAL DESCRIPTION

The AD5270/1 are single-channel, 1024/256-positions digitally controlled resistors¹ with less than 1% end-to-end Resistor Tolerance error and 50-Time Programmable Memory. The AD5270/1 perform the same electronic adjustment function as a mechanical rheostat with enhanced resolution, solid state reliability, and superior low temperature coefficient performance.

The AD5270/1 offer guaranteed industry leading low resistor tolerance errors of $\pm 1\%$ with a nominal temperature coefficient of 35 ppm/°C. The low resistor tolerance feature simplifies open-loop applications as well as precision calibration and tolerance matching applications

The AD5270/1 device wiper settings are controllable through

FUNCTIONAL BLOCK DIAGRAM



the SPI compatible digital interface. Unlimited adjustments are allowed before programming the resistance value into the 50-TP (Fifty Time Programmable) memory. The AD5270/1 do not require any external voltage supply to facilitate fuse blow and there are 50 opportunities for permanent programming. During 50-TP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

The AD5270 and AD5271 are available in a thin 3mmX3mm LFCSP package and in a compact 10ld MSOP package. The parts are guaranteed to operate over the extended industrial temperature range of -40° C to $+105^{\circ}$ C.

¹ The terms programmable resistor and RDAC are used interchangeably.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS – 50K Ω AND 100K Ω VERSIONS

 V_{DD} = 2.7V to 5.5V, V_{SS} = 0V; V_{DD} = 2.5V to 2.75V, V_{SS} = -2.5V to -2.75V; -40°C < T_A < +105°C, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ ¹	Мах	Unit
DC CHARACTERISTICS— RHEOSTAT MC	DE				
Resolution					Bits
AD5270		10			
AD5271		8			
Resistor Integral Nonlinearity ²					LSB
AD5270	$V_{DD} = 3.0V$ to $5.5V$	-1		+1	LSB
	$V_{DD} = 2.7V$ to 3.0V	-1		+1.5	
AD5271		-1		+1	
Resistor Differential Nonlinearity ²		-1		+1	LSB
Nominal Resistor Tolerance ³		-1	0.5	+1	%
Resistance Temperature Coefficient			35		ppm/°C
Wiper Resistance			35	70	Ω
RESISTOR TERMINALS					
Terminal Voltage Range⁴		Vss		V _{DD}	V
Capacitance ⁵ A	f = 1 MHz, measured to GND,		165		pF
	Code = half-scale				
Capacitance ⁵ W	f = 1 MHz, measured to GND,		60		pF
	Code = half-scale				
Common-Mode Leakage Current⁵	$V_A = V_W$			4	nA
DIGITAL INPUTS					
V _{INH} , Input Logic High		2.0			V
V _{INL} , Input Logic Low				0.8	V
I _{IN} , Input Current			±1		μA
C _{IN} ,Input Capacitance⁵			5		рF
DIGITAL OUTPUTS(OPEN DRAIN)					
VoL, Output Low Voltage	I _{SINK} = 3mA			0.4	V
	I _{SINK} = 6mA			0.6	V
Three state Leakage Current		-1		1	μΑ
Three state Output Capacitance⁵			2		pF
POWER SUPPLIES					
Single-Supply Power Range	$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range		±2.5		±2.75	V
IDD, Positive Supply Current				1	μA
Iss, Negative Supply Current				-1	μA
IDD_OTP_STORE, OTP Store Current ^{5,6}				4	mA
Iss_OTP_STORE, OTP Store Current ^{5,6}				-4	mA
Idd_otp_read, OTP Read Current ^{5,7}				500	μA
Iss_otp_read, OTP Read Current ^{5,7}				-500	μA
Power Dissipation ⁸	$V_{IH} = V_{DD}$ or $V_{IL} = GND$			11	mW
Power Supply Rejection Ratio⁵	$\Delta V_{DD}/\Delta V_{SS} = \pm 5 V \pm 10\%$		-90	-60	dB
DYNAMIC CHARACTERISTICS ^{5,9}					1
Bandwidth	-3 dB,				kHz
	$R_{AW} = 50 \text{ k}\Omega$		20		
	$R_{AW} = 100 \text{ k}\Omega$		10		

Preliminary Technical Data

Parameter	Conditions	Min	Typ ¹	Мах	Unit
Total Harmonic Distortion	$V_A = 1 V \text{ rms}, f = 1 \text{ kHz}$				
	$R_{AW} = 50 \ k\Omega$		-60		dB
	$R_{AW} = 100 \ k\Omega$		-57		
Resistor Noise Density	$R_{WB} = 5 \text{ k}\Omega$, $T_A = 25^{\circ}C$,		9.2		nV/√F

¹ Typicals represent average readings at 25° C,V_{DD} = 5 V and V_{SS} = 0 V.

³±1% resistor tolerance code range per end-to-end resistor option;

AD5270: $R_{AB} = 50K\Omega$: 50 to 1,023 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 85 to 1,023 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 1,023 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; $R_{AB} = 100k\Omega$: 20 to 1,023 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 75 to 1,023 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 1,023 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; AD5271: $R_{AB} = 50K\Omega$: 12 to 255 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 22 to 255 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 255 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; $R_{AB} = 100K\Omega$: 5 to 255 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 19 to 255 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 255 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; $R_{AB} = 100K\Omega$: 5 to 255 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 19 to 255 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 255 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V;

⁴ Resistor Terminals A and W have no limitations on polarity with respect to each other. Dual-supply operation enables ground-referenced bipolar signal adjustment. ⁵ Guaranteed by design and not subject to production test.

⁶ Different from operating current; supply current for fuse program lasts approximately TBDµs.

⁷ Different from operating current; supply current for fuse read lasts approximately TBDµs..

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$.

⁹ All dynamic characteristics use $V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}.$

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions.

ELECTRICAL CHARACTERISTICS – $20K\Omega$

 $V_{\rm DD} = 2.7V \text{ to } 5.5V, V_{SS} = 0V; V_{\rm DD} = 2.5V \text{ to } 2.75V, V_{SS} = -2.5V \text{ to } -2.75V; -40^{\circ}C < T_{\rm A} < +105^{\circ}C, \text{ unless otherwise noted.}$

Table 2.

Parameter	Conditions	Min	Typ ¹	Мах	Unit
DC CHARACTERISTICS-RHEOSTAT MO	DDE				
Resolution					Bits
AD5270		10			
AD5271		8			
Resistor Integral Nonlinearity ²					
AD5270	$V_{DD} = 4.5V$ to 5.5V	-1		+1	LSB
	$V_{DD} = 3.0V$ to $4.4V$	-1.5		+2	LSB
	$V_{DD} = 2.7V$ to 3.0V		±1.75		LSB
AD5271		-1		+1	
Resistor Differential Nonlinearity ²		-1		+1	LSB
Nominal Resistor Tolerance ³		-1	0.5	+1	%
Resistance Temperature Coefficient			35		ppm/°C
Wiper Resistance			35	70	Ω
RESISTOR TERMINALS					
Terminal Voltage Range ⁴		Vss		V _{DD}	V
Capacitance ⁵ A	f = 1 MHz, measured to GND,		165		pF
	Code = half-scale				14.
Capacitance⁵ W	f = 1 MHz, measured to GND,		60		pF
	Code = half-scale		00		P.
Common-Mode Leakage Current⁵	$V_A = V_W$			4	nA
DIGITAL INPUTS					
V _{INH} , Input Logic High		2.0			V
V _{INL} , Input Logic Low				0.8	v
l _{IN} , Input Current			±1		μA
C _{IN} ,Input Capacitance ⁵			5		pF
DIGITAL OUTPUTS(OPEN DRAIN)					
V _{oL} , Output Low Voltage	$I_{SINK} = 3mA$			0.4	v
	$I_{\text{SINK}} = 6\text{mA}$			0.6	V
Three state Leakage Current		-1		1	μA
Three state Output Capacitance ⁵			2	•	pF
POWER SUPPLIES					P.
Single-Supply Power Range	$V_{ss} = 0 V$	2.7		5.5	v
Dual-Supply Power Range	V 35 - O V	±2.5		±2.75	v
I _{DD} , Positive Supply Current		±2.5		<u>+</u> 2.75	μA
Iss, Negative Supply Current				-1	μΑ
I _{DD_OTP_STORE} , OTP Store Current ^{5,6}				4	mA
IDD_OTP_STORE, OTP Store Current ^{5,6}				4 -4	
					mA
IDD_OTP_READ, OTP Read Current ^{5,7}				500	μΑ
Iss_otp_read, OTP Read Current ^{5,7}				-500	μA
Power Dissipation ⁸	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		60	16.5	mW
Power Supply Rejection Ratio ⁵	$\Delta V_{DD} / \Delta V_{SS} = \pm 5 \text{ V} \pm 10\%$		-80	-50	dB
DYNAMIC CHARACTERISTICS ^{5,9}					
Bandwidth	-3 dB,				
	$R_{AW} = 20 \text{ k}\Omega$		50		kHz
Total Harmonic Distortion	$V_A = 1 V rms$, f = 1 kHz				
	$R_{AW} = 20 k\Omega$		-70		dB
Resistor Noise Density	$R_{WB} = 5 k\Omega$, $T_A = 25^{\circ}C$,		9.2		nV/√Hz

⁶ Different from operating current; supply current for fuse program lasts approximately TBDµs.

¹ Typicals represent average readings at 25° C,V_{DD} = 5 V and V_{SS} = 0 V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. ³±1% resistor tolerance code range per end-to-end resistor option;

AD5270: $R_{AB} = 20K\Omega$: 18 to 1,023 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 270 to 1,023 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 1,023 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; AD5271: $R_{AB} = 20K\Omega$: 70 to 255 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 68 to 255 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 255 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; AD5271: $R_{AB} = 20K\Omega$: 70 to 255 for $|V_{DD} - V_{SS}| = 4.5V$ to 5.5V, 68 to 255 for $|V_{DD} - V_{SS}| = 3V$ to 4.5V and TBD to 255 for $|V_{DD} - V_{SS}| = 2.7V$ to 2.9V; ⁴ Resistor Terminals A and W have no limitations on polarity with respect to each other. Dual-supply operation enables ground-referenced bipolar signal adjustment. ⁵ Guaranteed by design and not subject to production test.

⁷ Different from operating current; supply current for fuse read lasts approximately TBDµs..

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$.

⁹ All dynamic characteristics use $V_{DD} = +2.5$ V, $V_{SS} = -2.5$ V.

INTERFACE TIMING SPECIFICATIONS

 V_{DD} = 2.5 V to 5.5 V, V_{SS} = 0 V; V_{DD} = 2.5 V, V_{SS} = -2.5 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.


Table 3.


Parameter	Limit ¹	Unit	Test Conditions/Comments						
t ₁ ²	20	ns min	SCLK cycle time						
t ₂	10	ns min	SCLK high time						
t ₃	10	ns min	SCLK low time						
t ₄	15	ns min	SYNC to SCLK falling edge setup time						
t ₅	5	ns min	Data setup time						
t ₆	5	ns min	Data hold time						
t ₇	0	ns min	SCLK falling edge to SYNC rising edge						
t ₈	TBD	µs min	Minimum SYNC high time						
t ₉	13	ns min	SYNC rising edge to next SCLK fall ignore						
t ₁₀ ³	125	ns max	SCLK rising edge to SDO valid						
t ₁₁ ³	TBD(40)	ns min	SCLK to SDO Data hold time						
t _{OTP}	18	ms max	Power-on OTP restore time						
t _{MEMORY_PROGRAM}	TBD	ms max	Memory Program Time						
t _{MEMORY_READ}	TBD	ms max	Memory Read Time						

¹ All input signals are specified with tr = tf = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of ($V_{IL} + V_{H}$)/2.

² Maximum SCLK frequency is 50 MHz

 3 R_{PULL_UP} = 2.2k\Omega to V_{DD}





TIMING DIAGRAMS




Figure 5. Read Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to GND	–0.3 V to +7.0 V
Vss to GND	+0.3 V, -7.0 V
V _{DD} to V _{SS}	7 V
V _A , V _W to GND	Vss-0.3 V to VDD+0.3
	V
I _A , I _W	
Pulsed ¹	±TBD mA
Continuous	
20KΩ End-to-End resistance	±3 mA
50KΩ and 100 KΩ End-to-End resistance	±2 mA
Digital Input and Output Voltage to GND	-0.3 V to V _{DD} +0.3 V
Operating Temperature Range ²	-40°C to +125°C
Maximum Junction Temperature (TJ max)	150°C
Storage Temperature	–65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at peak temperature	20 sec to 40 sec
Thermal Resistance Junction-to-Ambient ³	
θ _{JA} , MSOP – 10	216°C/W
θ _{JA} , LFCSP - 10	41°C/W
Package Power Dissipation	(Τ」 max – Τ _Α)/θ _{JA}
	•

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² Includes programming of OTP memory.

³ Thermal Resistance (JEDEC 4 layer(2S2P) board).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD}	Positive Power Supply. This pin should be decoupled with 0.1µF ceramic capacitors and 10 µF capacitors.
2	А	Terminal A of RDAC. $V_{SS} \leq V_A \leq V_{DD}$
3	W	Wiper terminal of RDAC. $V_{SS} \le V_W \le V_{DD}$
4	V _{SS}	Negative Supply. Connect to 0 V for single-supply applications. This pin should be decoupled with 0.1μ F ceramic capacitors and 10 μ F capacitors.
5	MEM_CAP	Connect a 1µF capacitor between MEM_CAP and Vss.
6	GND	Ground Pin, Logic Ground Reference.
7	SDO	Serial Data Output. Open Drain Output requires external pull-up resistor. SDO can be used to clock data from the serial register on the poitive SCLK edge in daisy chain or readback mode.
8	SDIN	Serial Data Line. This is used in conjunction with the SCLK line to clock data into or out of the 16-bit input register.
9	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 50 MHz.
10	SYNC	Falling edge Synchronisation signal.
		This is the frame synchronization signal for the input data. When SYNC goes low, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The selected DAC register is updated on the rising edge of SYNC following the 16 th clock cycle. If SYNC is taken high before the 16 th clock cycle the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.

THEORY OF OPERATION

The AD5270 and AD5271 programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register which allows unlimited changes of resistance settings. The RDAC register can be programmed with any position setting using the SPI interface. Once a desirable wiper position is found, this value can be stored in a 50-TP memory register. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of 50-TP data takes approximately TBD; during this time, the AD5270/1 will be locked preventing any changes from taking place.

The AD5270/1 also feature a patented (filed not yet issued) 1% end-to-end resistor tolerance. This simplifies precision, rheostat mode, and open-loop applications where knowledge of absolute resistance is critical.

SERIAL DATA INTERFACE

The AD5270/1 contain a serial interface (SYNC, SCLK, DIN and SDO), which is compatible with SPI interface standards, as well as most DSPs. This device allows writing of data via the serial interface to every register.

INPUT SHIFT REGISTER

For the AD5270/1 the input shift register is 16 bits wide (Figures 2 and 3). The 16-bit word consists of two unused bits (should be set to zero), followed by four control bits, and ten RDAC data bits, for the AD5272 the lower 2 DAC data bits are don't cares if the RDAC register is read from or wrote to. Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command (Table 7). Figure 4 shows a timing diagram of a typical AD5270/1 write sequence.

The write sequence begins by bringing the SYNC line low. The SYNC pin must be held low until the complete data-word is loaded from the DIN pin. When SYNC returns high, the serial data-word is decoded according to the instructions in Table 7. The command bits (Cx) control the operation of the digital potentiometer. The data bits (Dx) are the values that are loaded into the decoded register. The AD5270/1 have an internal counter that counts a multiple of 16 bits (a frame) for proper operation. For example, AD5270/1 work with a 32-bit word, but cannot work properly with a 31-bit or 33-bit word. The AD5270/1 do not require a continuous SCLK and dynamic power can be saved by only transmitting clock pulses during a serial write. All interface pins should be operated at close to the supply rails to minimize power consumption in the digital input buffers.

RDAC REGISTER

The RDAC register directly controls the position of the digital rheostat wiper. For example, when the RDAC register is loaded with all zeros, the wiper is connected to Terminal A of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

50-TP MEMORY BLOCK

The AD5270/71 contain an array of 50 OTP (One-Time Programmable) memory words which allow the wiper position to be programmed up to 50 times. Table 9 shows the memory map. Once a desirable wiper position is found, this value can be saved into a 50-TP memory register. Thereafter the wiper position will always be set at that position for any future ON-OFF-ON power supply sequence. Command 3, Table 7, is used to program the contents of the RDAC register to memory. The first address to be programmed is location 0x01(see Table 9) and the AD5272/4 increments the 50-TP memory address for each subsequent program until the memory is full.

WRITE PROTECTION

On power-up, serial data input register write commands for both the RDAC register and the 50-TP memory registers are disabled. The RDAC write protect bit, C1 of the control register (Table 8), is set to 0 by default. This disables any change of the RDAC register content regardless of the software commands, except that the RDAC register can be refreshed from the 50-TP memory using the software reset command (command #4). To enable programming of the variable resistor wiper position (programming the RDAC register) the write protect bit C1 of the control register must first be programmed. This is accomplished by loading the serial data input register with Command #7 (Table 7). To enable programming of the 50-TP memory block bit C0 of the control register, set to 0 by default, must first be set to '1'.

RDAC AND 50-TP WRITE OPERATION

The basic mode of setting the variable resistor wiper position (programming the RDAC register) is accomplished by loading the serial data input register with Command #1 (Table 7) and the desired wiper position data. When the desired wiper position is determined, the user can load the serial data input register with Command #3 (Table 7) which stores the wiper position data in a 50-TP memory register. After TBD (us), the wiper position is permanently stored in the 50-TP memory. Programming data to 50-TP consumes approximately 4mA and takes approximately TBDms, during this time the shift register is locked preventing any changes from taking place. Bit C3 of the Control register can be polled to verify that the fuse program command was successful. No change in supply voltage is required to program the 50-TP memory however a 1µF capacitor on the MEM_CAP pin is required (Figure 9). Prior to 50-TP activation, the AD5270 and the AD5271 preset to midscale on power-up.

RDAC AND 50-TP READ OPERATION

A serial data output SDO pin is available for read back of the internal RDAC register or 50-TP memory contents. The contents of the RDAC register can be read back through SDO by using Command #2 (Table 7). Data from the RDAC register will be clocked out of the SDO pin during the last 10 clocks of the next SPI operation.

It is possible to read back the contents of any of the 50-TP memory registers through SDO by using Command #5 (Table 7). The lower 6 LSB bits, (D0 to D5) of the data byte, select which memory location is to be read back (Table 10). Data from the selected memory location will be clocked out of the SDO pin during the next SPI operation

A binary encoded version address of the most recently programmed wiper memory location can be read back using Command #6 (Table 7). This can be used to monitor the spare memory status of the 50-TP memory block.

Table 6, provides an example listing for the sequence of serial data input (DIN) words with the serial data output appearing at the SDO pin in hexadecimal format for of a write and read to both the RDAC register and 50-TP memory(memory location 20).

Table 6. Write and Read to RDAC and 50-TP memory

DIN	SDO	Action
0x1C03	0xXXXX	Enable update of wiper position and 50-TP memory contents through digital interface
0x0500	0x1C03	Write 0x100 to the RDAC register, Wiper moves to ¼ fullscale position.
0x0800	0x0500	Prepare data read from RDAC Register.
0x0C00	0x100	Stores RDAC register content into 50-TP memory. 16-bit word appears out of SDO, where last 10- bits contain the contents of the RDAC Register(0x100).
0x1800	0x0C00	Prepare data read of last programmed 50-TP Memory monitor location
0x0000	0xXX19	NOP instruction 0 sends 16-bit word out of SDO, where the 6 LSB's last 6-bits contain the binary address of the last programmed 50-TP Memory location, e.g, 0x19 (see Table 9)

0x1419	0x0000	Prepares data read from memory location 0x19.
0x2000	0x0100	Prepare data read from Control Register. Sends 16-bit word out of SDO, where last 10-bits contain the contents of memory location 0x19
0x0000	0xXXXX	NOP instruction 0 sends 16-bit word out of SDO, where last 10- bits contain the contents of the Control Register. If bit C3 = 1, Fuse program command successful.

SHUT-DOWN MODE

The AD5270/AD5271 can be shut down by executing the software shut down command, command 9 (Table 7), and setting the LSB to '1'. This feature places the RDAC in a zero-power-consumption state where Terminal Ax is open-circuited while the Wiper Terminal Wx remains connected. It is possible to execute any command from Table 7 while the AD5270/AD5271 are in shut down mode. The part can be taken out of shut-down mode by executing command 9 and setting the LSB to '0'.

RESET

The AD5270/AD5271 can be reset through software by executing command 4(Table 7). The reset command loads the RDAC Register with the contents of the most recently programmed 50-TP memory location. The RDAC Register will be loaded with midscale if no 50-Tp memory location has been previously programmed.

DAISY-CHAIN OPERATION

The serial data output pin (SDO) serves two purposes. It can be used to read the contents of the wiper setting and 50-TP values using Commands 2 and 5 respectively (Table 7) or the SDO pin can be used in daisy-chain mode. The remaining instructions are valid for daisy-chaining multiple devices in simultaneous operations. Data is clocked out of SDO on the rising edge of SCLK. Daisy-chaining minimizes the number of port pins required from the controlling IC. The SDO pin contains an open-drain N-Ch FET that requires a pull-up resistor, if this function is used. As shown in Figure 7, users need to tie the SDO pin of one package to the DIN pin of the next package. Users might need to increase the clock period, because the pullup resistor and the capacitive loading at the SDO–DIN interface might require additional time delay between subsequent devices.

Preliminary Technical Data

When two AD5270/1s are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits go to U1. The SYNC pin should be kept low until all 32 bits are clocked into their respective serial registers. The SYNC is then pulled high to complete the operation.




Figure 7. Daisy-Chain Configuration Using SDO

Table 7. Command Operation Truth Table

		Comn	nand						D	ata					Operation
Command	B13				B9			B8	B7					B0	
Number	C3	C2	C 1	C0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	NOP: Do nothing.
1	0	0	0	1	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data to RDAC.
2	0	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read RDAC wiper setting from SDO output in the next frame.
3	0	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Store Wiper Setting: Store RDAC setting to 50TP.
4	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Software Reset: Refresh RDAC with OTP stored value.
5 ¹	0	1	0	1	Х	Х	Х	Х	A5 <	A4 < <	A3 < AD	A2 DR >	A1 > >	A0 >	Read contents of 50-TP from SDO output in the next frame.
6	0	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read address of last 50-TP programmed memory location from SDO output in the next frame
7	0	1	1	1	Х	Х	Х	Х	Х	Х	D3	D2	D1	D0	Write Contents of Serial Register Data to Control Register
8	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Read Control Register from SDO output in the next frame.
9	1	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	D0	Software Shutdown D0 = 0; Normal Mode D0 = 1; Device placed in Shutdown mode

¹ See Table 11 for OTP Memory Map

Table 8. Control Register and special function codes

Register Name	Data Byte	Operation
	D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	
Control	X X X X X X C3 C2 C1 C0	C0 = 50-TP Program Enable
		0 = 50-TP program disabled(Default)
		1 = Enable device for TTP program
		C1 = RDAC Register Write Protect.
		0 = Wiper position frozen to value in OTP memory(Default) ¹
		1 = Allow update of wiper position through Digital Interface
		C2 = Calibration Enable.
		0 = RDAC Resistor Tolerance Calibration enabled(Default)
		1 = RDAC Resistor Tolerance Calibration enabled
		C3 = 50-Tp Memory Program Success Bit.
		0 = Fuse program command unsuccessful(Default)
		1 = Fuse program command successful

¹ Wiper position frozen to value last programmed in 50-TP memory. Wiper will be frozen to mid-scale if 50-TP memory has not been previously programmed

Command				Da	ita B	Byte	(AC	DDR)		Register Contents
Number	D9	D8	8 D7	' D6	A5	A4	A3	A2	A1	A0	
5	Х	Х	Х	Х	0	0	0	0	0	0	Reserved
					0	0	0	0	0	1	1 st programmed wiper location ¹ (0X01)
					0	0	0	0	1	0	2 nd programmed wiper location ¹ (0X02)
					0	0	0	0	1	1	3 rd programmed wiper location ¹ (0X03)
					0	0	0	1	0	0	4 th programmed wiper location ¹ (0X04)
					0	0	0	1	0	1	5 th programmed wiper location ¹ (0X05)
					0	0	0	1	1	0	6 th programmed wiper location ¹ (0X06)
					0	0	0	1	1	1	7 th programmed wiper location ¹ (0X07)
					0	0	1	0	0	0	8 th programmed wiper location ¹ (0X08)
					0	0	1	0	0	1	9 th programmed wiper location ¹ (0X09)
					0	0	1	0	1	0	10 th programmed wiper location ¹ (0X0A)
					0	1	0	1	0	0	20 th programmed wiper location ¹ (0X14)
					0	1	1	1	1	0	30 th programmed wiper location ¹ (0X1E)
					1	0	1	0	0	0	40 th programmed wiper location ¹ (0X28)
					1	1	0	0	1	0	50 th programmed wiper location ¹ (0X32)

Table 9. Memory Map

¹ AD5270, 10-bit wiper memory register; AD5272, 8-bit wiper memory register

RDAC ARCHITECTURE

In order to achieve optimum cost performance, Analog Devices has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5270/1 employs a 3-stage segmentation approach as shown in Figure 8. The AD5270/1 wiper switch is designed with the transmission gate CMOS topology.




Figure 8. AD5270/1 Simplified RDAC Circuit.

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation - 1% Resistor Tolerance

The nominal resistance between Terminal W and Terminal A, R_{WA}, is available in 20 k Ω , 50 k Ω , and 100 k Ω and has 1,024/256 tap points accessed by the wiper terminal. The 10/8-bit data in the RDAC latch is decoded to select one of the 1,024/256 possible wiper settings. The AD5270/1 contain an internal ±1% resistor tolerance calibration feature which can be disabled or enabled, enabled by default, by programming bit C2 of the control register (Table 8). The digitally programmed output resistance between the W terminal and the A terminal, R_{WA} is calibrated to give a maximum of ±1% absolute resistance error over both the full supply and temperature ranges. As a result, the general equations for determining the digitally programmed output resistance between the W terminal and A terminal are AD5270:

 $R_{WA}(D) = \frac{D}{1024} \times R_{WA}$

AD5271:

$$R_{WA}(D) = \frac{D}{256} \times R_{WA} \tag{2}$$

where:

D is the decimal equivalent of the binary code loaded in the 10/8-bit RDAC register.

 R_{WA} is the end-to-end resistance.

In the zero-scale condition, a finite total wiper resistance of

TBD Ω is present. Regardless of which setting the part is operating in, care should be taken to limit the current between the A terminal to B terminal, W terminal to A terminal, and W terminal to B terminal, to the maximum continuous current of $\pm 3 \text{ mA}(20\text{K}\Omega)$ or $\pm 2 \text{ mA}(50\text{K}\Omega)$ and $100 \text{ K}\Omega)$ or pulse current of TBD mA. Otherwise, degradation, or possible destruction of the internal switch contact, can occur.

MEM_CAP CAPACITOR

A 1 μ F capacitor to V_{SS} must be connected to the MEM_CAP pin (Figure 9) on power-up and throughout the operation of the AD5270/1.




Figure 9. MEM_CAP Hardware Setup

TERMINAL VOLTAGE OPERATING RANGE

The AD5270/1's positive V_{DD} and negative V_{SS} power supplies define the boundary conditions for proper 2-terminal digital resistor operation. Supply signals present on Terminals A and W that exceed V_{DD} or V_{SS} are clamped by the internal forwardbiased diodes (Figure 10).




Figure 10. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

The ground pin of the AD5270/1 devices is primarily used as a digital ground reference. To minimize the digital ground bounce, the AD5270/1 ground terminal should be joined remotely to the common ground. The digital input control signals to the AD5270/1 must be referenced to the device ground pin (GND), and satisfy the logic level defined in the Specifications section. An internal level-shift circuit ensures that the common-mode voltage range of the three terminals extends from V_{SS} to V_{DD} , regardless of the digital input level.

Power-Up Sequence

Because there are diodes to limit the voltage compliance at Terminals A and W (Figure 10), it is important to power

(1)

$$\label{eq:VDD} \begin{split} V_{DD}/V_{SS} & \text{first before applying any voltage to Terminals A and W.} \\ Otherwise, the diode is forward-biased such that V_{DD}/V_{SS} are powered unintentionally. The ideal power-up sequence is GND, V_{DD}/V_{SS}, digital inputs, and V_A and V_W. The order of powering V_A, V_W, and digital inputs is not important as long as they are powered after V_{DD}/V_{SS}. \end{split}$$

Once V_{DD} is powered, the power-on preset activates, which first sets the RDAC to midscale and then restores the last programmed 50-TP value to the RDAC register.

OUTLINE DIMENSIONS




Figure 11. 10-Lead Frame Chip Scale Package[LFCSP_WD] 3mm x 3mm Body, Very Thin, Dual Lead (CP-10-9)

Dimensions shown in millimeters




Figure 12. 10-Lead Mini Small Outline Package[MSOP]

(RM-10)

Dimensions shown in millimeters

ORDERING GUIDE

Model	R _{AB} (kΩ)	Resolution	Temperature Range	Package Description	Package Option
AD5270BCPZ100-R2	100	1,024	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5270BCPZ100-RL7	100	1,024	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5270BCPZ20-R2	20	1,024	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5270BCPZ20-RL7	20	1,024	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5270BCPZ20-U1	20	1,024	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5270BRMZ100	100	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ100-RL7	100	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ100-U1	100	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ20	20	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ20-RL7	20	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ-20-U1	20	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5270BRMZ-50	50	1,024	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BCPZ100-R2	100	256	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5271BCPZ100-RL7	100	256	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5271BCPZ20-R2	20	256	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5271BCPZ20-RL7	20	256	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5271BCPZ20-U1	20	256	-40°C to +105°C	10-Lead LFCSP_WD	CP-10-9
AD5271BRMZ100	100	256	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BRMZ100-RL7	100	256	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BRMZ100-U1	100	256	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BRMZ20	20	256	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BRMZ20-RL7	20	256	-40°C to +105°C	10-Lead MSOP	RM-10
AD5271BRMZ-20-U1	20	256	-40°C to +105°C	10-Lead MSOP	RM-10



www.analog.com

© 2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR08077-0-2/09(PrA)

Rev. PrA | Page 17 of 17